We report on the monolithic integration of GaSb and InAs fins on on-axis 300 mm Si (001) by metal-organic chemical vapor deposition. The thickness of the GaAs/Si (001) fins used as a template is optimized to allow the formation of {111} facets and the confinement of defects generated at the GaAs/GaSb and GaAs/InAs interfaces by means of the aspect ratio trapping technique. Anti-phase domains are avoided via a careful design of the GaAs/Si interface.
INTRODUCTION
InAs, GaSb and AlSb form a nearly lattice-matched system of III-V semiconductor materials around 6.1 Å and are often referred to as the '6.1 Å family'. The wide range of energy gaps, as well as the unique band offsets between combinations of these materials and their alloys, provide enormous flexibility in designing novel electronic and optical devices [1] [2] [3] . In particular, GaSb/InAs broken gap heterojunction Tunnel Field-Effect Transistors (TFET) with record high-ON current have recently been demonstrated [4] . Moreover, InAs and GaSb are thought to be promising candidates to replace Si in sub-7 nm Complementary Metal-Oxide-Semiconductor (CMOS) devices due to their respective high electron and hole mobilities [5] [6] [7] [8] . In addition to low voltage operation transistors, 6.1 Å family compound semiconductors are of great interest for near-and mid-infrared optoelectronic devices [9, 10] , and are considered very attractive for the fabrication of several building blocks required to develop silicon photonic platforms.
To become a realistic option for high volume manufacturing (HVM) of the next generation of CMOS and TFET devices, as well as for future applications in Si-based optoelectronic and photonic integrated circuits, III-V compound semiconductors should be integrated heterogeneously on large diameter Si (001) wafers. However, the large lattice mismatch between the 6.1 Å family and Si (~12%), together with the difference in crystal polarity and the large mismatch in thermal expansion coefficients, promote the formation of a high density of defects that affect the performance and reliability of III-V devices. One possible solution is to grow III-V epitaxial structures on their native substrates and use bonding techniques to integrate them on silicon; heterogeneous integration of GaInAsSb photodiodes system on Si, was demonstrated under pulsed conditions. Another result worth mentioning involved the combination of both MBE and Metal-Organic Chemical Vapor Deposition (MOCVD), and used a GaP/Si (001) [19] on-axis template for the epitaxial growth of a high electron mobility AlSb/InAs heterostructure [20] . However, very few studies focused on the direct growth of GaSb on Si by MOCVD.
In a previous paper, we explored the Aspect Ratio Trapping (ART) technique to deposit high crystal quality GaAs on 300 mm Si (001) by MOCVD, achieving an excellent control of the III-V/Si interface that allowed to suppress both TDs and APDs in the heteroepitaxial layer [21] . In this study, we extend the ART technique and develop an elegant strategy to deposit 6.1 Å family compound semiconductors on Si using a GaAs/Si (001) template with optimized thickness to allow confining defects generated at the GaAs/6.1 Å family layer interface. This approach allowed us to demonstrate for the first time the monolithic integration of high crystal quality GaSb and InAs fins on 300 mm Si (001) by MOCVD and with a reduced thickness to manage the thermal mismatch. The achievement represents a step forward to enable the Very Large Scale Integration (VLSI) of high density III-V nano-scale photonic and electronic components with silicon circuits and reduce integration cost.
II. EXPERIMENTAL DETAILS
III-V films were grown on Semiconductor Equipment and Materials International (SEMI) standard 300 mm on-axis Si (001) wafers using a showerhead MOCVD system manufactured by AIXTRON. Experimental test structures were fabricated along the [110] direction using a "short loop" process flow, which included the formation of 180 nm thermal SiO 2 on Si, Samples were first cleaned with a wet HF process, and subsequently subjected to a wet NH 4 OH anisotropic etch, with the purpose of forming only preferential {111} Si facets at the trench bottom and obtaining a "V" shaped profile, as described in details in Ref. [21] . After the cleaning, wafers were loaded in the MOCVD tool and kept under vacuum prior to deposition. All samples were first baked at high temperature (> 800 °C) for a few minutes in pure H 2 ambient, to remove any native oxide that potentially formed during the transfer step to the MOCVD tool. The GaAs on Si template was grown at low pressure by using trimethylgallium (TMGa) as the group-III precursors, and tertiarybutylarsine (TBAs), as well as arsine (AsH 3 ), as the group-V precursors, as described in details in Ref. [21] . The GaAs buffer thickness was optimized to allow the formation of {111} facets and ensure an aspect ratio, for the partially empty trench, high enough to trap defects that could form at the GaAs/6.1 Å family layer interface. Considering that, within the zinc-blende crystal structure, {111} stacking faults and nanotwins form an angle of ~ 54° with the <110> directions, and that the trench width in the middle is ~ 80 nm, we targeted a GaAs thickness of ~ 130 nm, measured from the "V" groove bottom. This GaAs layer thickness ensured the development of {111} facets and left ~ 120 nm inside the trench for the growth of the next layer, i.e.
securing an aspect ratio of 1. GaAs (001) is a relatively usual substrate to grow high crystal quality blanket GaSb films by MBE [22] [23] [24] . Under appropriate growth conditions, the strain energy associated with the 7.8% lattice mismatch is relaxed through the formation of a periodic array of 90° Lomer misfit dislocations at the GaSb/GaAs [001] interface, which largely hinders the formation of threading dislocations. As a result, the threading dislocation density can be reduced to about where a 300 nm thick GaSb layer with a low density of dislocations was achieved again on GaAs (001) [27] [28] . In this study we attempt to grow for the first time GaSb on GaAs {111}-facetted surface on Si (001), with the purpose of investigating whether a similar IMF relaxation mechanism occurs at the GaSb/GaAs <111> interfaces, that would promote the growth of high quality GaSb.
The optimal growth conditions for GaSb were found to be the following: after the deposition of the GaAs buffer, the temperature was decreased to 520 C and the AsH 3 flux was interrupted to remove excess arsenic from the GaAs surface by exposing it for 30 seconds to H 2 . As discussed in Ref. [28] , this is a critical step to avoid the formation of a
GaAsSb intermixing layer at the interface that would lead to non-IMF growth conditions.
Moreover, the V/III ratio must be carefully controlled to avoid the formation of gallium droplets or antimony hillocks. An ideal V/III flux ratio of 1.6 was used in this development with TESb as the group-V precursor. Figure The GaAs fin height is ~ 150 nm, measured from the top to the V shaped bottom. Increasing the GaAs thickness does not help preventing fin top rounding, as demonstrated in Ref. [21] , where fins were 225 nm tall. The dark shades at the GaAs/Si interface are an indication of epitaxial stress due to the misfit dislocations, as well as threading segments and stacking faults which would annihilate at the oxide sidewalls if the GaAs fins were taller. As a consequence, a few {111} defects reach the interface with GaSb, but don't propagate further due to even higher strain field. GaSb fins are flat and mainly expose the (001) surface; the formation of {111} facets is kinetically inhibited by the low deposition temperature used for GaSb, as mean surface diffusion length in the direction limits the extent to which the facets can coarsen. A few {111} defects form at the interface with GaAs and propagate through the GaSb layer. They would ultimately annihilate at the oxide sidewalls if GaSb fins were slightly thicker than the measured 80 nm. The higher magnification bright-field STEM image of the GaSb/GaAs interface (Fig. 2a) shows regularly spaced 60° dislocation array imaged edge-on with a period of 4.8 nm along the interface, corresponding to the match of 13 GaSb with 14 GaAs (111) lattice planes. As already mentioned, under specific growth conditions, GaSb deposited on planar GaAs (001) produces a periodic array of 90° misfit dislocations along both [110] and directions, which are energetically favorable compared to 60° dislocations, although their formation can be affected by nucleation kinetics [29, 30] . In our case, the misfits dislocations are of mixed 60° type as evident from the plotted Burgers circuit around one of the dislocation in Fig. 2(a) . In this specific case however, IMF formation might be further complicated by easy splitting of 60° dislocations into partials terminating stacking faults in between [29] . The {111} interface facets are most favorable for this splitting since it is not accompanied by the increase of strain energy as with the (001) It should be also noted that our surface preparation and GaAs-on-Si nucleation techniques resulted in the growth of a specific polarity of the III-V materials. Fig 3(c) illustrates the polarity of the Ga-Sb dumbbells, where Sb atomic column with higher atomic number appears brighter than Ga atomic column under High resolution High-Angle Annular DarkField HAADF STEM imaging conditions. For this polarity, the GaAs fin facets are terminated by Ga and GaSb nucleation occurs on {111} Ga surfaces.
III. RESULTS AND DISCUSSION
In order to demonstrate the potential of this approach in allowing the co-integration of different III-V materials on the same GaAs on Si template platform, we also attempted to deposit InAs layers. This material, together with GaSb, is considered to be a good candidate for replacing Si in the next generation CMOS technology [5] . The heteroepitaxy of InAs on GaAs (001) has been extensively studied, as the nucleation of InAs Quantum Dot (QD)
structures allows the fabrication of lasers in the telecommunication wavelength range with improved performance and lower cost [34] . QDs form as a consequence of the stress generated by the lattice mismatch between the heteroepitaxial layer and the substrate, leading to 3D islanding. The InAs/GaAs system follows the Stranski-Krastanov growth mode, where the 2D growth of a highly strained layer changes in a 3D growth mode after about 2 MLs of InAs. One strategy to inhibit 3D islanding involves the use of a low temperature nucleation layer to promote the formation of a high density of small nucleation islands, whose slow coalescence generates a smooth and closed layer, in a quasi 2D growth mode [21] . Another way of avoiding 3D growth is through the heteroepitaxy of InAs on GaAs (111) surface where, in contrast with the (001) surface, the growth mode remains 2D for all InAs coverages [35, 36] . Therefore, the advantage of using {111} faceted GaAs as the growth template for InAs is that 3D islanding is suppressed, preventing the formation of defects due to coalescence of the 3D islands. This allowed us to keep the InAs growth temperature at 600
C after the deposition of the GaAs buffer, and simply switch the group III precursor from TMGa to TMIn without interrupting the AsH 3 supply. Si fins along , together with the Energy Dispersive X-Ray Spectroscopy STEM-EDS maps of the Arsenic, the Indium and the Gallium Kα peaks. In order to increase the aspect ratio of the InAs fins, and allow a more efficient defect trapping than in the previous GaSb case, we reduced the GaAs growth time to target a thickness of 120 nm. As a consequence, GaAs {111} facets don't develop completely and a more rounded GaAs top is produced, which affects both GaAs and InAs morphology uniformity. In the specific case of the three InAs fins of Figure 4 , the shape symmetry changes from one to another, suggesting the presence of {111} planar defects that influence the growth rate of the and facets respectively. The height of InAs fins is  150 nm, and they show well developed facets as a consequence of the higher growth temperature compared to GaSb. 
IV. CONCLUSIONS
In this study we demonstrate and elegant approach to integrate two important compound semiconductors belonging to the 6.1 Å family, namely InAs and GaSb, on 300 mm on-axis Si (001) wafers, using a common platform consisting of a thin,  150 nm, GaAs buffer layer.
The topmost part of the 6.1 Å family heteroepitaxial layers does not contain anti-phase domains (APDs) or threading dislocations (TDs). APDs are avoided through a careful design of the GaAs / Si interface, as explained in detail in [21] . TDs in GaSb are controlled through the formation of an interfacial misfit (IMF) dislocation array along the GaSb / GaAs and interfaces. Nonetheless, a few {111} microtwins originate at the interface but annihilate at the trenches' oxide sidewalls. Defects on InAs are controlled through the promotion of a 2-dimensional growth, which spontaneously occurs on GaAs {111} planes.
However, the presence of high Miller index planes on the rounded GaAs fin top contribute to the formation of a secondary InAs growth front which likely produces planar defects when merging with the main growth front. Stacking faults are again trapped at the oxide sidewalls.
The deposition was done by MOCVD on large CMOS compatible on-axis Si (001) substrates, using a thin layer stack to manage thermal mismatch. Both achievements represent an important step forward towards the Very Large Scale Integration (VLSI) of high density III-V nano-scale photonic and electronic components with silicon circuits. Moreover, the flexibility of this approach can pave the way for the co-integration of p-and n-channel fin field-effect transistor (FinFET) based on high mobility 6.1 Å family compound semiconductors.
